background image

INDEX

INDEX-20 Vol. 3D

VMCS region

24-1

31-2

VMCS revision identifier

24-2

25-16

VM-entry control fields

24-3

24-18

entry controls

24-19

entry controls for event injection

24-20

entry controls for MSRs

24-19

VM-execution control fields

24-3

24-8

controls for CR8 accesses

24-13

CR3-target controls

24-12

exception bitmap

24-12

I/O bitmaps

24-12

masks & read shadows CR0 & CR4

24-12

pin-based controls

24-8

processor-based controls

24-9

time-stamp counter offset

24-12

VM-exit control fields

24-3

24-17

exit controls

24-17

exit controls for MSRs

24-18

VM-exit information fields

24-3

24-21

basic exit information

24-21

C-1

basic VM-exit information

24-21

exits due to instruction execution

24-23

exits due to vectored events

24-22

exits occurring during event delivery

24-22

VM-instruction error field

24-23

VM-instruction error field

26-1

30-29

VMREAD instruction

31-2

field encodings

1-6

B-1

VMWRITE instruction

31-2

field encodings

1-6

B-1

VMX-abort indicator

24-2

25-16

See also: VM entries, VM exits, VMM, VMX

VME (virtual-8086 mode extensions) flag, CR4 control register

2-11

2-16

22-17

VMLAUNCH instruction

30-1

31-7

VMM

asymmetric design

31-10

control registers

31-17

CPUID instruction emulation

31-12

debug exceptions

32-1

debugging facilities

32-1

entering VMX root operation

31-4

error handling

31-2

exception bitmap

32-1

external interrupts

33-1

fast instruction set emulator

31-1

index data pairs, usage of

31-11

interrupt handling

33-1

interrupt vectors

33-3

leaving VMX operation

31-4

machine checks

33-8

33-9

33-11

memory virtualization

32-2

microcode update facilities

32-8

multi-processor considerations

31-10

operating modes

31-12

programming considerations

31-1

response to page faults

32-5

root VMCS

31-2

SMI transfer monitor

31-4

steps for launching VMs

31-6

SWAPGS instruction

31-15

symmetric design

31-10

SYSCALL/SYSRET instructions

31-15

SYSENTER/SYSEXIT instructions

31-15

triple faults

33-1

virtual TLBs

32-3

virtual-8086 container

31-1

virtualization of system resources

32-1

VM exits

27-1

VM exits, handling of

31-7

VMCLEAR instruction

31-7

VMCS field width

31-12

VMCS pointer

31-2

VMCS region

31-2

VMCS revision identifier

31-2

VMCS, writing/reading fields

31-2

VM-exit failures

33-8

VMLAUNCH instruction

31-7

VMREAD instruction

31-2

VMRESUME instruction

31-7

VMWRITE instruction

31-2

31-7

VMXOFF instruction

31-4

See also: VMCS, VM entries, VM exits, VMX

VMM software interrupts

33-1

VMPTRLD instruction

30-1

VMPTRST instruction

30-1

VMREAD instruction

30-1

31-2

field encodings

B-1

VMRESUME instruction

30-1

31-7

VMWRITE instruction

30-1

31-2

31-7

field encodings

B-1

VMX

A20M# signal

23-4

capability MSRs

overview

23-2

A-1

IA32_VMX_BASIC MSR

24-3

31-2

31-5

31-6

31-11

35-55

35-66

35-74

35-119

35-156

35-273

35-298

35-311

A-1

A-2

IA32_VMX_CR0_FIXED0 MSR

31-4

35-55

35-66

35-74

35-120

35-156

35-273

35-299

35-312

A-6

IA32_VMX_CR0_FIXED1 MSR

31-4

35-55

35-66

35-74

35-120

35-156

35-273

35-299

35-312

A-6

IA32_VMX_CR4_FIXED0 MSR

31-4

35-55

35-66

35-74

35-120

35-156

35-274

35-299

35-312

IA32_VMX_CR4_FIXED1 MSR

31-4

35-55

35-66

35-74

35-75

35-120

35-157

35-274

35-299

35-312

IA32_VMX_ENTRY_CTLS MSR

31-5

31-6

35-55

35-66

35-74

35-119

35-156

35-273

35-299

35-312

A-2

A-5

IA32_VMX_EXIT_CTLS MSR

31-5

31-6

35-55

35-66

35-74

35-119

35-156

35-273

35-298

35-312

A-2

A-4

A-5

IA32_VMX_MISC MSR

24-6

26-3

26-12

34-25

35-55

35-66

35-74

35-119

35-156

35-273

35-299

35-312

A-5

IA32_VMX_PINBASED_CTLS MSR

31-5

31-6

35-55

35-66

35-74

35-119

35-156

35-273

35-298

35-312

A-2

A-3

IA32_VMX_PROCBASED_CTLS MSR

24-9

31-5

31-6

35-55

35-66

35-67

35-74

35-75

35-119

35-120

35-156

35-157

35-191

35-273

35-274

35-298

35-312

A-2

A-3

A-4

A-8

IA32_VMX_VMCS_ENUM MSR

35-299

CPUID instruction

23-2

A-1

CR4 control register

23-3

CR4 fixed bits

A-6

debugging facilities

32-1

EFLAGS

31-2

entering operation

23-3

entering root operation

31-4

error handling

31-2

guest software

23-1

IA32_FEATURE_CONTROL MSR

23-3

INIT# signal

23-4

instruction set

23-2

introduction

23-1

memory virtualization

32-2

microcode update facilities

25-9

32-8

non-root operation

23-1

event blocking

25-10

instruction changes

25-6

overview

25-1

task switches not allowed

25-10

see VM exits

operation restrictions

23-3

root operation

23-1

SMM

CR4.VMXE reserved

34-18