background image

Vol. 3C 35-59

MODEL-SPECIFIC REGISTERS (MSRS)

40H

64

MSR_

LASTBRANCH_0_FROM_IP

Unique

Last Branch Record 0 From IP (R/W)
One of eight pairs of last branch record registers on the last branch 

record stack. The From_IP part of the stack contains pointers to 

the source instruction . See also:
• Last Branch Record Stack TOS at 1C9H

• Section  17.5

41H

65

MSR_

LASTBRANCH_1_FROM_IP

Unique

Last Branch Record 1 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

42H

66

MSR_

LASTBRANCH_2_FROM_IP

Unique

Last Branch Record 2 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP. 

43H

67

MSR_

LASTBRANCH_3_FROM_IP

Unique

Last Branch Record 3 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

44H

68

MSR_

LASTBRANCH_4_FROM_IP

Unique

Last Branch Record 4 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

45H

69

MSR_

LASTBRANCH_5_FROM_IP

Unique

Last Branch Record 5 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

46H

70

MSR_

LASTBRANCH_6_FROM_IP

Unique

Last Branch Record 6 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

47H

71

MSR_

LASTBRANCH_7_FROM_IP

Unique

Last Branch Record 7 From IP (R/W)
See description of MSR_LASTBRANCH_0_FROM_IP.

60H

96

MSR_

LASTBRANCH_0_TO_IP

Unique

Last Branch Record 0 To IP (R/W)
One of eight pairs of last branch record registers on the last branch 

record stack. The To_IP part of the stack contains pointers to the 

destination instruction.

61H

97

MSR_

LASTBRANCH_1_TO_IP

Unique

Last Branch Record 1 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

62H

98

MSR_

LASTBRANCH_2_TO_IP

Unique

Last Branch Record 2 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

63H

99

MSR_

LASTBRANCH_3_TO_IP

Unique

Last Branch Record 3 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

64H

100

MSR_

LASTBRANCH_4_TO_IP

Unique

Last Branch Record 4 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

65H

101

MSR_

LASTBRANCH_5_TO_IP

Unique

Last Branch Record 5 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

66H

102

MSR_

LASTBRANCH_6_TO_IP

Unique

Last Branch Record 6 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

67H

103

MSR_

LASTBRANCH_7_TO_IP

Unique

Last Branch Record 7 To IP (R/W)
See description of MSR_LASTBRANCH_0_TO_IP. 

79H

121

IA32_BIOS_UPDT_TRIG

Shared

BIOS Update Trigger Register (W) 
See Table 35-2.

Table 35-4.  MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Register 

Address

Register Name

Shared/

Unique

Bit Description

 Hex

Dec