background image

Vol. 3B 19-75

PERFORMANCE-MONITORING EVENTS

03H

40H

UNC_GQ_ALLOC.PEER_PROBE

_TRACKER

Counts the number of GQ peer probe tracker (snoop) 

entries that are allocated in the peer probe tracker 

queue that miss the L3. The GQ peer probe occupancy 

count is divided by this count to obtain the average L3 

peer probe miss latency. 

04H

01H

UNC_GQ_DATA.FROM_QPI

Cycles Global Queue Quickpath Interface input data 

port is busy importing data from the Quickpath 

Interface. Each cycle the input port can transfer 8 or 

16 bytes of data.

04H

02H

UNC_GQ_DATA.FROM_QMC

Cycles Global Queue Quickpath Memory Interface input 

data port is busy importing data from the Quickpath 

Memory Interface. Each cycle the input port can 

transfer 8 or 16 bytes of data.

04H

04H

UNC_GQ_DATA.FROM_L3

Cycles GQ L3 input data port is busy importing data 

from the Last Level Cache. Each cycle the input port 

can transfer 32 bytes of data.

04H

08H

UNC_GQ_DATA.FROM_CORES_

02

Cycles GQ Core 0 and 2 input data port is busy 

importing data from processor cores 0 and 2. Each 

cycle the input port can transfer 32 bytes of data.

04H

10H

UNC_GQ_DATA.FROM_CORES_

13

Cycles GQ Core 1 and 3 input data port is busy 

importing data from processor cores 1 and 3. Each 

cycle the input port can transfer 32 bytes of data.

05H

01H

UNC_GQ_DATA.TO_QPI_QMC

Cycles GQ QPI and QMC output data port is busy 

sending data to the Quickpath Interface or Quickpath 

Memory Interface. Each cycle the output port can 

transfer 32 bytes of data.

05H

02H

UNC_GQ_DATA.TO_L3

Cycles GQ L3 output data port is busy sending data to 

the Last Level Cache. Each cycle the output port can 

transfer 32 bytes of data.

05H

04H

UNC_GQ_DATA.TO_CORES

Cycles GQ Core output data port is busy sending data 

to the Cores. Each cycle the output port can transfer 

32 bytes of data.

06H

01H

UNC_SNP_RESP_TO_LOCAL_H

OME.I_STATE

Number of snoop responses to the local home that L3 

does not have the referenced cache line. 

06H

02H

UNC_SNP_RESP_TO_LOCAL_H

OME.S_STATE

Number of snoop responses to the local home that L3 

has the referenced line cached in the S state.

06H

04H

UNC_SNP_RESP_TO_LOCAL_H

OME.FWD_S_STATE

Number of responses to code or data read snoops to 

the local home that the L3 has the referenced cache 

line in the E state. The L3 cache line state is changed 

to the S state and the line is forwarded to the local 

home in the S state.

06H

08H

UNC_SNP_RESP_TO_LOCAL_H

OME.FWD_I_STATE

Number of responses to read invalidate snoops to the 

local home that the L3 has the referenced cache line in 

the M state. The L3 cache line state is invalidated and 

the line is forwarded to the local home in the M state.

06H

10H

UNC_SNP_RESP_TO_LOCAL_H

OME.CONFLICT

Number of conflict snoop responses sent to the local 

home.

Table 19-18.  Non-Architectural Performance Events In the Processor Uncore for 

Intel® Core™ i7 Processor and Intel® Xeon® Processor 5500 Series (Contd.)

Event

Num.

Umask

Value

Event Mask Mnemonic

Description

Comment