background image

Vol. 3C 35-171

MODEL-SPECIFIC REGISTERS (MSRS)

D52H

MSR_C2_PMON_EVNTSEL2

Package

Uncore C-box 2 perfmon event select for C-box 2 counter 2.

D53H

MSR_C2_PMON_EVNTSEL3

Package

Uncore C-box 2 perfmon event select for C-box 2 counter 3.

D54H

MSR_C2_PMON_BOX_FILTER

Package

Uncore C-box 2 perfmon box wide filter.

D56H

MSR_C2_PMON_CTR0

Package

Uncore C-box 2 perfmon counter 0.

D57H

MSR_C2_PMON_CTR1

Package

Uncore C-box 2 perfmon counter 1.

D58H

MSR_C2_PMON_CTR2

Package

Uncore C-box 2 perfmon counter 2.

D59H

MSR_C2_PMON_CTR3

Package

Uncore C-box 2 perfmon counter 3.

D64H

MSR_C3_PMON_BOX_CTL

Package

Uncore C-box 3 perfmon local box wide control.

D70H

MSR_C3_PMON_EVNTSEL0

Package

Uncore C-box 3 perfmon event select for C-box 3 counter 0.

D71H

MSR_C3_PMON_EVNTSEL1

Package

Uncore C-box 3 perfmon event select for C-box 3 counter 1.

D72H

MSR_C3_PMON_EVNTSEL2

Package

Uncore C-box 3 perfmon event select for C-box 3 counter 2.

D73H

MSR_C3_PMON_EVNTSEL3

Package

Uncore C-box 3 perfmon event select for C-box 3 counter 3.

D74H

MSR_C3_PMON_BOX_FILTER

Package

Uncore C-box 3 perfmon box wide filter.

D76H

MSR_C3_PMON_CTR0

Package

Uncore C-box 3 perfmon counter 0.

D77H

MSR_C3_PMON_CTR1

Package

Uncore C-box 3 perfmon counter 1.

D78H

MSR_C3_PMON_CTR2

Package

Uncore C-box 3 perfmon counter 2.

D79H

MSR_C3_PMON_CTR3

Package

Uncore C-box 3 perfmon counter 3.

D84H

MSR_C4_PMON_BOX_CTL

Package

Uncore C-box 4 perfmon local box wide control.

D90H

MSR_C4_PMON_EVNTSEL0

Package

Uncore C-box 4 perfmon event select for C-box 4 counter 0.

D91H

MSR_C4_PMON_EVNTSEL1

Package

Uncore C-box 4 perfmon event select for C-box 4 counter 1.

D92H

MSR_C4_PMON_EVNTSEL2

Package

Uncore C-box 4 perfmon event select for C-box 4 counter 2.

D93H

MSR_C4_PMON_EVNTSEL3

Package

Uncore C-box 4 perfmon event select for C-box 4 counter 3.

D94H

MSR_C4_PMON_BOX_FILTER

Package

Uncore C-box 4 perfmon box wide filter.

D96H

MSR_C4_PMON_CTR0

Package

Uncore C-box 4 perfmon counter 0.

D97H

MSR_C4_PMON_CTR1

Package

Uncore C-box 4 perfmon counter 1.

D98H

MSR_C4_PMON_CTR2

Package

Uncore C-box 4 perfmon counter 2.

D99H

MSR_C4_PMON_CTR3

Package

Uncore C-box 4 perfmon counter 3.

DA4H

MSR_C5_PMON_BOX_CTL

Package

Uncore C-box 5 perfmon local box wide control.

DB0H

MSR_C5_PMON_EVNTSEL0

Package

Uncore C-box 5 perfmon event select for C-box 5 counter 0.

DB1H

MSR_C5_PMON_EVNTSEL1

Package

Uncore C-box 5 perfmon event select for C-box 5 counter 1.

DB2H

MSR_C5_PMON_EVNTSEL2

Package

Uncore C-box 5 perfmon event select for C-box 5 counter 2.

DB3H

MSR_C5_PMON_EVNTSEL3

Package

Uncore C-box 5 perfmon event select for C-box 5 counter 3.

DB4H

MSR_C5_PMON_BOX_FILTER

Package

Uncore C-box 5 perfmon box wide filter.

DB6H

MSR_C5_PMON_CTR0

Package

Uncore C-box 5 perfmon counter 0.

DB7H

MSR_C5_PMON_CTR1

Package

Uncore C-box 5 perfmon counter 1.

DB8H

MSR_C5_PMON_CTR2

Package

Uncore C-box 5 perfmon counter 2.

DB9H

MSR_C5_PMON_CTR3

Package

Uncore C-box 5 perfmon counter 3.

Table 35-22.  Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec