background image

Vol. 3C 35-165

MODEL-SPECIFIC REGISTERS (MSRS)

715H

1813

MSR_UNC_CBO_1_UNIT_

STATUS

Package

Uncore C-Box 1, unit status for counter 0-3 

716H

1814

MSR_UNC_CBO_1_PERFCTR0

Package

Uncore C-Box 1, performance counter 0 

717H

1815

MSR_UNC_CBO_1_PERFCTR1

Package

Uncore C-Box 1, performance counter 1

718H

1816

MSR_UNC_CBO_1_PERFCTR2

Package

Uncore C-Box 1, performance counter 2.

719H

1817

MSR_UNC_CBO_1_PERFCTR3

Package

Uncore C-Box 1, performance counter 3.

720H

1824

MSR_UNC_CBO_2_

PERFEVTSEL0

Package

Uncore C-Box 2, counter 0 event select MSR

721H

1825

MSR_UNC_CBO_2_

PERFEVTSEL1

Package

Uncore C-Box 2, counter 1 event select MSR

722H

1826

MSR_UNC_CBO_2_

PERFEVTSEL2

Package

Uncore C-Box 2, counter 2 event select MSR.

723H

1827

MSR_UNC_CBO_2_

PERFEVTSEL3

Package

Uncore C-Box 2, counter 3 event select MSR.

725H

1829

MSR_UNC_CBO_2_UNIT_

STATUS

Package

Uncore C-Box 2, unit status for counter 0-3 

726H

1830

MSR_UNC_CBO_2_PERFCTR0

Package

Uncore C-Box 2, performance counter 0 

727H

1831

MSR_UNC_CBO_2_PERFCTR1

Package

Uncore C-Box 2, performance counter 1

728H

1832

MSR_UNC_CBO_3_PERFCTR2

Package

Uncore C-Box 3, performance counter 2.

729H

1833

MSR_UNC_CBO_3_PERFCTR3

Package

Uncore C-Box 3, performance counter 3.

730H

1840

MSR_UNC_CBO_3_

PERFEVTSEL0

Package

Uncore C-Box 3, counter 0 event select MSR

731H

1841

MSR_UNC_CBO_3_

PERFEVTSEL1

Package

Uncore C-Box 3, counter 1 event select MSR.

732H

1842

MSR_UNC_CBO_3_

PERFEVTSEL2

Package

Uncore C-Box 3, counter 2 event select MSR.

733H

1843

MSR_UNC_CBO_3_

PERFEVTSEL3

Package

Uncore C-Box 3, counter 3 event select MSR.

735H

1845

MSR_UNC_CBO_3_UNIT_

STATUS

Package

Uncore C-Box 3, unit status for counter 0-3 

736H

1846

MSR_UNC_CBO_3_PERFCTR0

Package

Uncore C-Box 3, performance counter 0.

737H

1847

MSR_UNC_CBO_3_PERFCTR1

Package

Uncore C-Box 3, performance counter 1.

738H

1848

MSR_UNC_CBO_3_PERFCTR2

Package

Uncore C-Box 3, performance counter 2.

739H

1849

MSR_UNC_CBO_3_PERFCTR3

Package

Uncore C-Box 3, performance counter 3.

740H

1856

MSR_UNC_CBO_4_

PERFEVTSEL0

Package

Uncore C-Box 4, counter 0 event select MSR

741H

1857

MSR_UNC_CBO_4_

PERFEVTSEL1

Package

Uncore C-Box 4, counter 1 event select MSR.

742H

1858

MSR_UNC_CBO_4_

PERFEVTSEL2

Package

Uncore C-Box 4, counter 2 event select MSR.

Table 35-20.  Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors 

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec