background image

35-164 Vol. 3C

MODEL-SPECIFIC REGISTERS (MSRS)

21

Reserved

22

Enable counting

63:23

Reserved.

395H

917

MSR_UNC_PERF_FIXED_

CTR

Package

Uncore fixed counter

47:0

Current count

63:48

Reserved.

396H

918

MSR_UNC_CBO_CONFIG

Package

Uncore C-Box configuration information (R/O)

3:0

Report the number of C-Box units with performance counters, 

including processor cores and processor graphics“

63:4

Reserved.

3B0H

946

MSR_UNC_ARB_PERFCTR0

Package

Uncore Arb unit, performance counter 0 

3B1H

947

MSR_UNC_ARB_PERFCTR1

Package

Uncore Arb unit, performance counter 1

3B2H

944

MSR_UNC_ARB_

PERFEVTSEL0

Package

Uncore Arb unit, counter 0 event select MSR

3B3H

945

MSR_UNC_ARB_

PERFEVTSEL1

Package

Uncore Arb unit, counter 1 event select MSR

700H

1792

MSR_UNC_CBO_0_

PERFEVTSEL0

Package

Uncore C-Box 0, counter 0 event select MSR

701H

1793

MSR_UNC_CBO_0_

PERFEVTSEL1

Package

Uncore C-Box 0, counter 1 event select MSR

702H

1794

MSR_UNC_CBO_0_

PERFEVTSEL2

Package

Uncore C-Box 0, counter 2 event select MSR.

703H

1795

MSR_UNC_CBO_0_

PERFEVTSEL3

Package

Uncore C-Box 0, counter 3 event select MSR.

705H

1797

MSR_UNC_CBO_0_UNIT_

STATUS

Package

Uncore C-Box 0, unit status for counter 0-3 

706H

1798

MSR_UNC_CBO_0_PERFCTR0

Package

Uncore C-Box 0, performance counter 0 

707H

1799

MSR_UNC_CBO_0_PERFCTR1

Package

Uncore C-Box 0, performance counter 1

708H

1800

MSR_UNC_CBO_0_PERFCTR2

Package

Uncore C-Box 0, performance counter 2.

709H

1801

MSR_UNC_CBO_0_PERFCTR3

Package

Uncore C-Box 0, performance counter 3.

710H

1808

MSR_UNC_CBO_1_

PERFEVTSEL0

Package

Uncore C-Box 1, counter 0 event select MSR

711H

1809

MSR_UNC_CBO_1_

PERFEVTSEL1

Package

Uncore C-Box 1, counter 1 event select MSR

712H

1810

MSR_UNC_CBO_1_

PERFEVTSEL2

Package

Uncore C-Box 1, counter 2 event select MSR.

713H

1811

MSR_UNC_CBO_1_

PERFEVTSEL3

Package

Uncore C-Box 1, counter 3 event select MSR.

Table 35-20.  Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors 

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec