background image

Vol. 3C 35-139

MODEL-SPECIFIC REGISTERS (MSRS)

E37H

3639

MSR_R1_PMON_CTR11

Package

Uncore R-box 1 perfmon counter MSR.

E38H

3640

MSR_R1_PMON_EVNT_

SEL12

Package

Uncore R-box 1 perfmon event select MSR.

E39H

3641

MSR_R1_PMON_CTR12

Package

Uncore R-box 1 perfmon counter MSR.

E3AH

3642

MSR_R1_PMON_EVNT_

SEL13

Package

Uncore R-box 1 perfmon event select MSR.

E3BH

3643

MSR_R1_PMON_CTR13

Package

Uncore R-box 1perfmon counter MSR.

E3CH

3644

MSR_R1_PMON_EVNT_

SEL14

Package

Uncore R-box 1 perfmon event select MSR.

E3DH

3645

MSR_R1_PMON_CTR14

Package

Uncore R-box 1 perfmon counter MSR.

E3EH

3646

MSR_R1_PMON_EVNT_

SEL15

Package

Uncore R-box 1 perfmon event select MSR.

E3FH

3647

MSR_R1_PMON_CTR15

Package

Uncore R-box 1 perfmon counter MSR.

E45H

3653

MSR_B0_PMON_MATCH

Package

Uncore B-box 0 perfmon local box match MSR.

E46H

3654

MSR_B0_PMON_MASK

Package

Uncore B-box 0 perfmon local box mask MSR.

E49H

3657

MSR_S0_PMON_MATCH

Package

Uncore S-box 0 perfmon local box match MSR.

E4AH

3658

MSR_S0_PMON_MASK

Package

Uncore S-box 0 perfmon local box mask MSR.

E4DH

3661

MSR_B1_PMON_MATCH

Package

Uncore B-box 1 perfmon local box match MSR.

E4EH

3662

MSR_B1_PMON_MASK

Package

Uncore B-box 1 perfmon local box mask MSR.

E54H

3668

MSR_M0_PMON_MM_

CONFIG

Package

Uncore M-box 0 perfmon local box address match/mask config MSR.

E55H

3669

MSR_M0_PMON_ADDR_

MATCH

Package

Uncore M-box 0 perfmon local box address match MSR.

E56H

3670

MSR_M0_PMON_ADDR_

MASK

Package

Uncore M-box 0 perfmon local box address mask MSR.

E59H

3673

MSR_S1_PMON_MATCH

Package

Uncore S-box 1 perfmon local box match MSR.

E5AH

3674

MSR_S1_PMON_MASK

Package

Uncore S-box 1 perfmon local box mask MSR.

E5CH

3676

MSR_M1_PMON_MM_

CONFIG

Package

Uncore M-box 1 perfmon local box address match/mask config MSR.

E5DH

3677

MSR_M1_PMON_ADDR_

MATCH

Package

Uncore M-box 1 perfmon local box address match MSR.

E5EH

3678

MSR_M1_PMON_ADDR_

MASK

Package

Uncore M-box 1 perfmon local box address mask MSR.

3B5H

965

MSR_UNCORE_PMC5

Package

See Section 18.7.2.2, â€śUncore Performance Event Configuration 

Facility.”

Table 35-15.  Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec