background image

Vol. 3C 35-135

MODEL-SPECIFIC REGISTERS (MSRS)

D96H

3478

MSR_C1_PMON_EVNT_

SEL3

Package

Uncore C-box 1 perfmon event select MSR.

D97H

3479

MSR_C1_PMON_CTR3

Package

Uncore C-box 1 perfmon counter MSR.

D98H

3480

MSR_C1_PMON_EVNT_

SEL4

Package

Uncore C-box 1 perfmon event select MSR.

D99H

3481

MSR_C1_PMON_CTR4

Package

Uncore C-box 1 perfmon counter MSR.

D9AH

3482

MSR_C1_PMON_EVNT_

SEL5

Package

Uncore C-box 1 perfmon event select MSR.

D9BH

3483

MSR_C1_PMON_CTR5

Package

Uncore C-box 1 perfmon counter MSR.

DA0H

3488

MSR_C5_PMON_BOX_CTRL Package

Uncore C-box 5 perfmon local box control MSR.

DA1H

3489

MSR_C5_PMON_BOX_

STATUS

Package

Uncore C-box 5 perfmon local box status MSR.

DA2H

3490

MSR_C5_PMON_BOX_OVF_

CTRL

Package

Uncore C-box 5 perfmon local box overflow control MSR.

DB0H

3504

MSR_C5_PMON_EVNT_

SEL0

Package

Uncore C-box 5 perfmon event select MSR.

DB1H

3505

MSR_C5_PMON_CTR0

Package

Uncore C-box 5 perfmon counter MSR.

DB2H

3506

MSR_C5_PMON_EVNT_

SEL1

Package

Uncore C-box 5 perfmon event select MSR.

DB3H

3507

MSR_C5_PMON_CTR1

Package

Uncore C-box 5 perfmon counter MSR.

DB4H

3508

MSR_C5_PMON_EVNT_

SEL2

Package

Uncore C-box 5 perfmon event select MSR.

DB5H

3509

MSR_C5_PMON_CTR2

Package

Uncore C-box 5 perfmon counter MSR.

DB6H

3510

MSR_C5_PMON_EVNT_

SEL3

Package

Uncore C-box 5 perfmon event select MSR.

DB7H

3511

MSR_C5_PMON_CTR3

Package

Uncore C-box 5 perfmon counter MSR.

DB8H

3512

MSR_C5_PMON_EVNT_

SEL4

Package

Uncore C-box 5 perfmon event select MSR.

DB9H

3513

MSR_C5_PMON_CTR4

Package

Uncore C-box 5 perfmon counter MSR.

DBAH

3514

MSR_C5_PMON_EVNT_

SEL5

Package

Uncore C-box 5 perfmon event select MSR.

DBBH

3515

MSR_C5_PMON_CTR5

Package

Uncore C-box 5 perfmon counter MSR.

DC0H

3520

MSR_C3_PMON_BOX_CTRL Package

Uncore C-box 3 perfmon local box control MSR.

DC1H

3521

MSR_C3_PMON_BOX_

STATUS

Package

Uncore C-box 3 perfmon local box status MSR.

DC2H

3522

MSR_C3_PMON_BOX_OVF_

CTRL

Package

Uncore C-box 3 perfmon local box overflow control MSR.

Table 35-15.  Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec