background image

35-128 Vol. 3C

MODEL-SPECIFIC REGISTERS (MSRS)

C01H

3073

MSR_U_PMON_GLOBAL_

STATUS

Package

Uncore U-box perfmon global status MSR.

C02H

3074

MSR_U_PMON_GLOBAL_

OVF_CTRL

Package

Uncore U-box perfmon global overflow control MSR.

C10H

3088

MSR_U_PMON_EVNT_SEL

Package

Uncore U-box perfmon event select MSR.

C11H

3089

MSR_U_PMON_CTR

Package

Uncore U-box perfmon counter MSR.

C20H

3104

MSR_B0_PMON_BOX_CTRL Package

Uncore B-box 0 perfmon local box control MSR.

C21H

3105

MSR_B0_PMON_BOX_

STATUS

Package

Uncore B-box 0 perfmon local box status MSR.

C22H

3106

MSR_B0_PMON_BOX_OVF_

CTRL

Package

Uncore B-box 0 perfmon local box overflow control MSR.

C30H

3120

MSR_B0_PMON_EVNT_

SEL0

Package

Uncore B-box 0 perfmon event select MSR.

C31H

3121

MSR_B0_PMON_CTR0

Package

Uncore B-box 0 perfmon counter MSR.

C32H

3122

MSR_B0_PMON_EVNT_

SEL1

Package

Uncore B-box 0 perfmon event select MSR.

C33H

3123

MSR_B0_PMON_CTR1

Package

Uncore B-box 0 perfmon counter MSR.

C34H

3124

MSR_B0_PMON_EVNT_

SEL2

Package

Uncore B-box 0 perfmon event select MSR.

C35H

3125

MSR_B0_PMON_CTR2

Package

Uncore B-box 0 perfmon counter MSR.

C36H

3126

MSR_B0_PMON_EVNT_

SEL3

Package

Uncore B-box 0 perfmon event select MSR.

C37H

3127

MSR_B0_PMON_CTR3

Package

Uncore B-box 0 perfmon counter MSR.

C40H

3136

MSR_S0_PMON_BOX_CTRL Package

Uncore S-box 0 perfmon local box control MSR.

C41H

3137

MSR_S0_PMON_BOX_

STATUS

Package

Uncore S-box 0 perfmon local box status MSR.

C42H

3138

MSR_S0_PMON_BOX_OVF_

CTRL

Package

Uncore S-box 0 perfmon local box overflow control MSR.

C50H

3152

MSR_S0_PMON_EVNT_

SEL0

Package

Uncore S-box 0 perfmon event select MSR.

C51H

3153

MSR_S0_PMON_CTR0

Package

Uncore S-box 0 perfmon counter MSR.

C52H

3154

MSR_S0_PMON_EVNT_

SEL1

Package

Uncore S-box 0 perfmon event select MSR.

C53H

3155

MSR_S0_PMON_CTR1

Package

Uncore S-box 0 perfmon counter MSR.

C54H

3156

MSR_S0_PMON_EVNT_

SEL2

Package

Uncore S-box 0 perfmon event select MSR.

C55H

3157

MSR_S0_PMON_CTR2

Package

Uncore S-box 0 perfmon counter MSR.

Table 35-15.  Additional MSRs in Intel® Xeon® Processor 7500 Series (Contd.)

Register 

Address

Register Name

Scope

Bit Description

 Hex

Dec